Abstract-This paper describes the behavior of top-gated transistors fabricated using carbon, specifically epitaxial graphene on SiC, as the active material. Although graphene devices have been built before, in this paper, we provide the first demonstration and systematic evaluation of arrays of a large number of transistors produced using standard microelectronics methods. The graphene devices presented feature high-k dielectric, mobilities up to 5000 cm 2 /V · s, and I on /I off ratios of up to seven, and are methodically analyzed to provide insight into the substrate properties. Typical of graphene, these micrometer-scale devices have negligible band gaps and, therefore, large leakage currents.
I. INTRODUCTION
C ARBON-BASED transistors have attracted significant interest due to their versatility and high intrinsic mobility. Carrier mobility in graphitic forms of carbon, such as nanotubes and thin graphene sheets, can be very high, i.e., on the order of 10 000 cm 2 /V · s [1] , [2] . This is at least ten times higher than silicon [3] . Until recently, a significant portion of research into carbon devices has focused on carbon nanotubes [4] - [6] . While carbon nanotubes are arguably the most versatile form of graphitic carbon, their versatility is not necessarily an advantage. It has become clear that controlling all the relevant characteristics in carbon nanotubes, i.e., their position, radius, chirality, length, doping, and strain, is a very difficult research problem.
An alternative form of carbon is graphene. Graphene is a horizontally extended single atomic layer of graphite. While graphene shares the high mobility of carbon nanotubes, it is planar and can be produced in extended sheets, making its integration into a future technology potentially easier [7] , [8] . The most serious problems of carbon nanotubes, namely, control of position, radius, chirality, and length, are largely eliminated, and it is much easier to imagine creating a substrate of graphene on which an electronic device technology can be based [7] , [9] . Graphene devices are, of course, not without their own challenges. Graphene is a semimetal with a zero band gap. This makes it possible to control the conduction of graphene with the use of a gate but makes it impossible to turn the conduction "off" below a certain limit [8] . The difficulty of overcoming this fundamental challenge should not be understated; however, several methods of producing a band gap in graphene have already been proposed and demonstrated [10] - [12] . Even if inducing a sufficiently large band gap in graphene is not possible, its high mobility may make it an excellent material for RF electronic devices, in which relatively large leakage currents can be tolerated. Recently, graphene devices have been built on thin exfoliated sheets of highly oriented pyrolytic graphite [1] , [13] . While this is an excellent method for obtaining single devices for electrical analysis, building an entire electronic technology on such a method is problematic because large-scale uniformity of exfoliated flakes is poor. It is more desirable to prepare an entire substrate of graphene on an insulator and then pattern the graphene in areas where it is required, with a process flow similar to the one used for Si devices on silicon-on-insulator substrates. An entire substrate of graphene-on-insulator makes it possible to integrate large-scale circuits, not just individual devices. A process for generating graphene-on-insulator, or more specifically multilayered epitaxial graphene (MEG) on SiC (MEG/SiC), has been developed through the hightemperature sublimation of silicon from SiC [2] . Recently, topgated devices have been made on this type of material, showing promising characteristics [15] .
In this paper, the MEG/SiC substrates, which are fabricated at Georgia Institute of Technology (Georgia Tech), are used to develop a device technology capable of integrating hundreds of graphene devices over many square millimeters. The graphene transistors presented feature high-k dielectric, mobilities up to 5000 cm 2 /V · s, and I on /I off ratios of up to seven, and are methodically analyzed to provide insight into the substrate properties.
II. MATERIALS AND SUBSTRATE PREPARATION
Graphitic films on SiC substrates were prepared by solidstate decomposition of single-crystal 4H-SiC(0001) in vacuum. The method involves an inductively heated vacuum furnace, in which 3.5 mm × 4.5 mm × 0.3 mm single-crystal semiinsulating SiC chips are heated to about 1400
• C. In this process, Si sublimes to produce carbon-rich surfaces that subsequently graphitize. The graphitization produces rotationally disordered stacked layers of graphene. It is important to keep in mind that the graphene layers show strong preferential orientation to the SiC lattice below. They are not single crystal with a single lattice match to SiC. A more extensive discussion of the graphene microstructure is available elsewhere [16] . Fig. 1 shows this MEG at the different stages of preparation at Georgia Tech. Once complete, the substrate chips were transferred to the MIT Lincoln Laboratory (LL) for device integration. Prior to integration, MEG/SiC chips were characterized using optical and AFM measurements at the MIT LL. It is important to note that SiC is not symmetric, the Si-C bond in the [0001] direction has asymmetry due to the fact that one end is Si and the other is C. Consider cleaving the SiC lattice by breaking that particular bond along the (0001) plane. This cleave results in two interfaces: the silicon-terminated surface is called the Si-face, and the carbon-terminated surface is called the C-face (Fig. 2) . A typical SiC wafer will have a Si-face in the front with a [0001] normal and a C-face in the back with a [000-1] normal. During silicon sublimation, graphene layers are generated on both faces of the SiC wafer; however, the film generated on the C-face has different properties from the film generated on the Si-face.
The results from three chips, namely, C712, C781, and S767, will be described in this paper. The C in the first two chips indicates that the C-face graphene was used for device integration, whereas the S in the third sample indicates that the Si-face was used. Fig. 3 shows the optical and AFM data for samples C781 and S767. As typical for the C-face graphene, C781 shows a significant optical brightness variation. This brightness variation is caused in large part by the local thickness variations in the graphene layer, as shown in Fig. 4 . -directed face, which is terminated by Si atoms, is referred to as the Si-face, and the opposite face, which is terminated by C atoms, is referred to as the C-face.
demonstrates a correlation between film brightness and the AFM-measured MEG thickness for both of the C-face samples. The normalized graphene brightness is defined as the difference in the brightness between the graphene and the adjacent SiC, divided by the SiC brightness. The MEG film thickness was measured by locally etching the graphene with an O 2 plasma and measuring the resulting edge height with an AFM. On C781, the MEG film thickness varied from about 3 nm to about 10 nm, whereas on C712, it varied from about 3 nm to about 15 nm. The characteristic length scale of the variation was approximately 10 µm.
The AFM scans of C781 indicate a microstructure consisting of large domains. When interpreting AFM data, it is important to remember that the steps on top of the MEG film maybe the result of the SiC steps or the structure that is buried beneath. The exact microstructure of the MEG grains, including the manner in which they are interconnected, requires further investigation. The S767 Si-face looks significantly different from the C-face samples, both optically and in the AFM. As is Fig. 3 . Optical and AFM micrographs of the G/SiC substrates. The C-face multilayered graphene is shown for C781, and the Si-face multilayered graphene is shown for S767. These are the sides of the substrate that were processed in this experiment. C781 exhibits a flakelike structure, S767 is characterized by series of terraces. Both of these samples are typical of their respective face. It is important to note that the surface height variation shown in the AFM plots (Fig. 3) is not the graphene thickness variation (Fig. 4) but the total surface roughness, which includes the multilayered graphene thickness and significant roughness in the SiC underneath. typical for furnace-grown Si-face samples, the steps are more regular and uniform, having a consistent height and direction. Note that the height of each step is many lattice units of SiC, indicating that the atomic steps have coalesced during the preparation anneals. In addition to the steps, the Si-face has a complex structure of plateaus that populate each terrace.
Optically, the Si-face looks more uniform in brightness and is darker. Correspondingly, the AFM edge height measurements indicate that the Si-face MEG film is more uniform and thinner, varying from about 1.6 nm to about 2.2 nm. The exact microstructure of the graphene on the Si-face also requires further investigation. However, it is known from resistivity and STM analysis that the graphene layers are largely continuous over the edges of the SiC on both faces [7] , [17] .
III. DEVICE INTEGRATION
After characterization, G/SiC chips were mounted on 150-mm silicon carrier wafers using epoxy bonding. This was done so that the silicon fabrication tools are able to process the small chips. First, alignment marks were defined with standard g-line lithography and etched into the G/SiC with a Cl 2 /He plasma etch. These marks are required because the active MEG layer is too difficult to optically see for consistent alignment of subsequent layers. Following the alignment mark etch, the resist was stripped in 80
• C sulfuric acid; this strip did not affect the appearance or resistivity of the MEG layer. Next, the active MEG layer was patterned using a low-energy O 2 plasma etch. The source/drain layers were directly deposited on the MEG film layer and consisted of 2-nm Ti and 20-nm Pt, which were defined using a liftoff process. A 40-nm HfO 2 layer was then deposited over the entire chip using thermal evaporation. The HfO 2 film was verified to have a dielectric constant of 23 via a capacitive measurement of a finished device. Finally, a 100-nm Al gate was deposited and defined using liftoff. The AFM of a finished device is shown in Fig. 5 .
The mask pattern used in this experiment contained approximately 100 devices, with different gate lengths, graphene widths, and alignment conditions. The nominal device has a source-to-drain spacing of 10 µm, a graphene width of 5 µm, and a 15-µm gate overlapping the source and drain by 2.5 µm on each side. Hundreds of transistors where fabricated, with a functional yield as high as 95% for some samples.
IV. RESULTS AND DISCUSSION (CARBON FACE)
Electrical characterization of the graphene transistors was performed at room temperature in a standard laboratory atmosphere. The I d −V g of a representative C-face MEG transistor is shown in Fig. 6 . Graphene devices generally exhibit a V-shaped [13] . This is consistent with the semimetal nature of graphene and the ambipolar nature of the Pt contacts. As a semimetal graphene has no band gap, the source/drain can be a source of either electrons or holes. As such, the terminology of source and drain, which is adopted from semiconductor devices, is not completely appropriate since in a single device, both sides act as the source and the drain, only for carriers of different polarities. In such ambipolar devices, it is more appropriate to call the low-voltage contact an electron source and the high-voltage contact a hole source.
As expected, our MEG devices exhibit increasing conduction for both positive and negative gate voltages. For negative gate voltages, the conduction is dominated by holes. An increasingly negative gate voltage causes a corresponding increase in the accumulated hole concentration, thus leading to more conduction. Similarly for positive gate voltages, the conduction is dominated by electrons, with higher positive values leading to an increase in the accumulated electron concentration. At a certain gate voltage, the conduction is minimum. This roughly occurs where the conduction contributions of the holes and electrons are the same. Fig. 7 shows the source-to-drain conductivity as a function of gate voltage for a collection of identically fabricated devices from samples C712 and C781. It is clear that from device to device and from sample to sample, the electrical characteristics are significantly different. On sample C712, the minimum conduction σ dmin varies from 400 µS to 7 mS, whereas the mobilities range from 500 up to 5000 cm 2 /V · s. On C781, σ dmin varies from 700 µS to 2.5 mS, whereas the mobilities range from 700 to 3000 cm 2 /V · s. The mobility is calculated as (dσ d /dV g )(W L/C), with the derivative calculated from the steepest three adjacent data points for each branch. W is the MEG width, L is the length between the Pt source and the Pt drain, and C is the MEG-to-gate capacitance. The conductivity σ d is calculated from the drain current, drain voltage, and device geometry, with a correction for the measured Pt series resistance. All conductivities are given per square of the MEG film active area, as is the convention.
Since one of the most important properties of any electronic technology is the ability to make devices with similar properties, understanding what causes this variation between nominally identical devices is critical. Fig. 8 shows the mobility of the electron and hole branches as a function of σ dmin . There is no significant correlation between these two parameters. On average, the mobility of devices on C712 is higher than that on C781, as is σ dmin . Inside each sample, the authors looked for measured parameters that would correlate to mobility. No parameter correlated well, but a marginal correlation was found to the MEG film thickness uniformity (Fig. 9) . Here, uniformity is defined as the inverse of the full-width at half-maximum of the MEG film thickness histogram.
Although factors influencing mobility still need to be investigated, the initial data shown here and in other experiments is very promising. Carrier mobility for gate-induced charge of up to 5000 cm 2 /V · s is at least an order of magnitude higher than what would be expected in bulk silicon under similar Fig. 7 . Conductivity characteristics for a set of identically processed devices with same electrical length and width for two different C-face samples. On average, C781 had a lower minimum conductance and a slightly lower mobility than C712. Conductivity units are millisiemens per square of graphene. Fig. 8 . Carrier mobility for C-face samples plotted versus minimum conductivity. No intersample correlation is found, although C781 has a lower minimum conductivity and a lower mobility, on average, than sample C712. Mobility as high as 5000 cm 2 /V · s is achieved for some devices.
circumstances. It is also remarkable that these roomtemperature accumulation-layer mobilities for processed samples are comparable to Hall mobility values measured at low temperature in similar multilayered graphene films [2] and exfoliated single-sheet graphene [8] , [18] .
The second important device parameter is the conduction minimum σ dmin . σ dmin determines how well a graphene device can turn off. On the C-face, σ dmin varies more than an order of magnitude between different devices. Unlike mobility, σ dmin correlates well to a measured device parameter, i.e., the MEG film thickness. Fig. 10 shows this correlation between σ dmin and thickness for several of the more uniform devices on C781. The MEG film thickness used here is obtained from AFM edge step measurements averaged over the entire active graphene edge. As shown in Fig. 10 , the minimum conduction increases by roughly 150 µS per graphene monolayer. This is consistent with a few e 2 /h of conduction per sheet found in other experiments [1] , [10] , [11] . A similar relation can be Fig. 9 . Average of hole and electron mobilities plotted versus MEG film thickness uniformity. A weak correlation exists, with rougher samples displaying a lower mobility. MEG film thickness uniformity is calculated as the inverse of the full-width at half-maximum of the MEG thickness histogram for the device under measurement.
found for devices on sample C712, with 270 µS of conduction per graphene monolayer.
V. RESULTS AND DISCUSSION (SILICON FACE)
The transistors fabricated on the silicon face of the MEG/SiC substrate are significantly different from the carbon-face devices. Fig. 11 shows the I d −V g of a representative Si-face MEG device. Si-face devices show a lower mobility, have a significantly lower σ dmin , and a higher on/off current ratio than C-face devices. In addition, the electron conductivity saturates with increasing gate voltage, in a behavior that was also observed for C-face devices, but to a lesser extent.
A collection of "identical" devices is shown in Fig. 12 . Si-face devices show a much more consistent behavior, with mobilities and σ dmin only varying by a factor of two. Mobilities on the Si-face vary from 600 to 1200 cm 2 /V · s, whereas σ dmin varies from 125 to 250 µS. The lower variation of these Fig. 10 . Minimum conduction versus MEG film thickness on C781. Thickness is obtained from AFM step height measurements at the edge of the active film. Error bars indicate estimates of the error range given the variation in thickness across the device. A correlation is found between MEG thickness and conduction. In addition to the indicated measurement error, a small systematic error in the absolute value of the thickness may exist due to plasma processing at the edge of the MEG film. parameters reflects the fact that the Si-face MEG film is more uniform. The thickness varies from about 1.5 to 2.2 nm, and the SiC step direction and spacing is more regular. The plot of mobilities versus σ dmin is shown in Fig. 13 . The data are much more clustered than on the C-face, but a correlation is still not apparent. What is apparent is that despite the graphene thickness uniformity being higher on the Si-face, the Si-face mobility is lower than the C-face mobility. This is likely due to the difference in the crystallographic domain size of the graphene on the two faces. As previously described [16] , the lateral extent of single-crystal graphene domains is significantly smaller on the Si-face graphene than on the C-face graphene. The greater structural coherence in the C-face graphene leads to a longer mean free path and, therefore, a higher mobility.
The σ dmin values on the Si-face when correlated to the MEG thickness correspond to approximately 50 µS per monolayer Fig. 12 . Conductivity characteristics for a set of identically processed devices for a Si-face sample. On average, Si-face devices had a much lower minimum conductance and a lower mobility than the C-face samples. Device-to-device uniformity on the Si-face is much better than that on the C-face, with critical device parameters like minimum conductivity and mobility varying only by a factor of two. of graphene. This is a significantly lower level of conduction per layer than that for a C-face monolayer, suggesting that the intrinsic carrier mobility is significantly lower on the Si-face, just like the accumulated carrier mobility. As expected, the conduction per sheet for the different samples C712, C781, and S767 (270, 150, and 50 µS/monolayer) approximately varies in the same ratio as the average accumulation mobility for each sample (2800, 1800, and 800 cm 2 /V · s, respectively). The nominal devices on S767 were fabricated in two configurations: one with the current flow approximately aligned parallel to the substrate steps, and another with the current flow approximately perpendicular to them. If the graphene film had discontinuities at the step edge, one would expect that the carrier mobility would be significantly lower for the perpendicularly aligned devices. This was not the case. While the average perpendicular device mobility was slightly lower than the parallel device mobility, the difference was not statistically significant. This indicates that graphene film is largely continuous over SiC steps, which is in agreement with previous works [7] , [17] .
VI. TECHNOLOGY DISCUSSION
Although promising, graphene-based electronics faces many obstacles before it can become a competitive technology. The minimum conduction has to be decreased, the device-to-device variability has to be controlled, and a stable gate dielectric must be found. However, the chip-level integration of hundreds of graphene devices on insulating SiC substrates is a step toward making a graphene technology possible.
The main promise of a future graphene technology is high mobility. Even in this preliminary experiment, mobilities up to 5000 cm 2 /V · s at room temperature have been achieved. This is already ten times better than silicon technology, which has had decades of optimization. It seems reasonable to expect that after thorough investigation and process optimization, graphene devices will have mobilities greater than 10 000 cm 2 /V · s [2] , [9] .
The greatest obstacle to a graphene technology is the lack of a band gap and, thus, an inability to turn off the conduction below a certain level. Although this is a fundamental issue with graphene, some solutions exist. Methods of inducing a band gap with nanopatterning, a vertical electric field, or uniaxial stress have all been proposed or demonstrated [10] - [12] . It is likely that some method of obtaining an on/off ratio for current in hundreds will be demonstrated in the near future.
VII. CONCLUSION
This paper has presented one of the first comprehensive investigations of how an integrated graphene technology can be implemented on a SiC substrate. It is the first time, to the knowledge of the authors, that hundreds of carbon-based devices have been successfully fabricated in an integrated technology. The device behavior has been described for MEG devices built on both the carbon and silicon faces of SiC. Trends in mobility indicate that the graphene microstructure is largely responsible for the mobility variation between chips and faces, with the Si-face multilayered graphene films having a significantly lower mobility than the C-face multilayered graphene films. Mobilities as high as 5000 cm 2 /V · s were achieved for some C-face devices, whereas Si-face devices demonstrated a consistent I on /I off ratio of about 5. The minimum conduction between the source and the drain was found to be strongly correlated to the graphene film thickness.
It is the opinion of the authors that graphene holds a great promise for future electronic technology. It has excellent thinfilm properties; films that are as thin as 0.4 nm have been shown to have high mobility [8] , [18] . This is in contrast to silicon, where mobility rapidly degrades as a function of thickness at the nanometer scale. Graphene has also been shown to be compatible with high-k dielectrics; thus, gate dielectric scaling beyond the limits of SiO 2 is possible. This is again in contrast to silicon technology, where the use of high-k dielectrics reduces mobility. Thus, while it is too early to speculate on graphene replacing silicon as the material of choice for electronics, the potential of carbon-based devices should not be underestimated.
